<u>REMARKS</u>

Applicant amends independent claim 1 and dependent claims 16 and 22. No new matter is added by way of the amended claims, which are fully supported by the specification. Accordingly, Applicant requests entry and examination of pending claims 1, 3-18, and 20-26.

Supplemental Advisory Action Communication

After entering the amendments into the record, the Examiner stated that the amendments of the claimed invention are not distinguishable over the prior art because "error correction system [sic] operate in a predictable manner." However, for the following reasons stated below, Applicant respectfully submits that <u>Fosdick</u> (U.S. Pat. No. 4,866,718) does not anticipate the claimed invention.

Rejection under 35 U.S.C. § 102(b)

The Examiner maintains the rejection of claims 1, 3-18, and 20-26 under 35 U.S.C. § 102(b) as being anticipated by <u>Fosdick</u> (U.S. Pat. No. 4,866,718). Applicant respectfully traverses.

Fosdick discloses an error tolerant processor. Specifically, the reference teaches that a processor detects and corrects errors during program execution. See Abstract. Further, the reference teaches that bits flip-flop, which are soft errors that are "temporary in nature and disappears." Column 1, lines 20-27. Further, Fosdick teaches that the bits flip-flop because of the small geometries of semiconductor components. For example, "random errors" occur because of cosmic rays, or high energy particles or ions. Column 1, lines 5-12. Thus, the reference teaches that random cosmic rays cause errors that are


Application No. 09/376,654.
Final Office Action mailed 12/3/03.
Response to Advisory Action mailed 4/30/04.

corrected in a continuing cycle in digital memory or storage element. Column 2, lines 713. In contrast, the claimed invention does not correct random soft errors caused by
cosmic rays. As illustrated in Figure 3, a compiler intentionally inserts errors in a
computer program. Thus, as recited by the independent claims, the error correcting circuit
is programmable and predictably corrects intentionally inserted errors in a compiled
program.

Specifically, independent claim 1 recites that during the execution of the compiled program, the error correcting circuit permits correction in a predictable manner. Thus, while <u>Fosdick</u> teaches that random errors are corrected, the reference does not teach that intentionally inserted errors in a *compiled* program *are corrected*. Because <u>Fosdick</u> teaches the correction of random errors, the reference cannot anticipate the features of independent claim 1.

Fosdick also does not teach that errors are intentionally inserted in a compiled program, such that the compiled program is executed. Moreover, Fosdick does not teach compilation as defined in the currently amended claims. Accordingly, Applicant respectfully submits that because Fosdick lacks each and every element recited in the independent claims, Fosdick cannot anticipate the claimed invention.

Further, independent claims 17, 18, 25, and 26 include the feature of a compiled program having intentionally inserted errors. Thus, independent claims 17, 18, 25, and 26 are allowable for at least the same reasons as independent claim 1. Moreover, Applicant respectfully submits that dependent claims 3-16 and 20-24, which depend from independent claims 1 and 18, respectively, are also allowable for at least the same reasons. Accordingly, Applicant respectfully requests withdrawal of the 35 U.S.C. § 102(b) rejection.



If the Examiner has any questions, please contact the undersigned at (408) 749-

6900, ext. 6911. Further, if any fees are due in connection with filing this amendment, the Commissioner is authorized to charge Deposit Account No. 50-0805 (Order No.

SUNMP210). A copy of the transmittal is enclosed for this purpose.

Respectfully submitted, MARTINE & PENILLA, LLP

Feb Cabrasawan Reg. No. 51,521

710 Lakeway Drive, Suite 170 Sunnyvale, CA 94085 Telephone: (408) 749-6900 Customer Number 32291